AN ADIABATIC LOGIC IMPLEMENTATION OF A REVERSIBLE CELLULAR AUTOMATON

Michael P. Frank *Nicole Love*

Artificial Intelligence Laboratory
Massachusetts Institute of Technology
Cambridge, MA 02139

ABSTRACT

Adiabatic circuit techniques have lately been a topic of interest in the low-power design community, but nobody has yet designed a complete computer using only adiabatic logic. We have (almost) completed the circuit design and layout of a simple fully-adiabatic processing element (PE) that nevertheless comprises a general-purpose parallel processor when tiled in large arrays. This PE implements the local update rule for Margolus's Billiard Ball Model Cellular Automaton [3], a reversible universal model of computation. The PE is implemented using Younis and Knight's SCRL logic family [1]. Our cell contains just 292 transistors and tiles on a 131×117 μm^2 grid in the HP14 process. Hand-calculations indicate that our adiabatic circuit can operate with up to about 1000 times the energy efficiency of the equivalent standard CMOS circuit.

1. INTRODUCTION

Microscopic physical dynamics is invertible, which suggests that an optimal computation technology using this dynamics would be reversible as well [3]. Any operation that is not reversible is required by thermodynamics to dissipate energy $k_B T \ln 2$, where k_B is Boltzmann's constant and T is the temperature in K, per bit of information discarded. Current computers dissipate far more energy than this, namely $\frac{1}{2}CV^2$, where C is node capacitance and V is voltage swing, whenever they change the voltage of an internal node.

However, recent developments in the field of adiabatic circuits have shown that this CV^2 energy per operation is not really necessary. If circuit nodes are charged and discharged gradually and reversibly, they can operate *adiabatically* (a term from thermodynamics meaning "without heat flow").

Despite the interest in adibatic computation, nobody has yet carried through the exercise of designing a complete computer based on totally reversible adiabatic technology. Such a design would demonstrate the physical realizability of universal reversible computation and give us practice analyzing and programming such computers, which could be useful if we ever do approach the scale where reversibility is required for efficiency, by the laws of physics. So for our project we decided to design a very simple adiabatic computer, using a fully-adiabatic circuit technology called SCRL (Split-level Charge Recovery Logic) developed earlier at our lab. Later, the design will be fabricated and tested by the MIT Reversible Computing project, and will serve as a benchmark test chip for evaluating SCRL with different adibatic rail driver technologies.

To make the project feasible, we chose the simplest parallel universal computer model we knew about, namely that of Margolus's Billiard Ball Model Cellular Automaton (BBMCA) [3]. It is not exactly the most convenient computer to program, but it is simple, universal, reversible, and scalable.

In the following sections, we note a few facts about SCRL and BBMCA, describe our circuit design and layout, and provide hand-analysis indicating the power savings achieved by our circuit.

2. SCRL

SCRL [1, 2] has several advantages over its predecessors in adiabatic logic. The main one is that SCRL can be pipelined, allowing for continuously-running, sequential adiabatic circuits. This pipelining requires that each gate be paired with another gate to compute the reverse function.

Normal SCRL stages cannot compute non-inverting logic functions, but it is actually possible to compute non-inverting functions by providing an extra pair of "fast" rails that split before the main rails do, and re-combine after the main ones. (See [1, 2].) These rails can be used to drive an extra level of logic (such as inverters) to feed the inputs of the main logicq. In this way, a single SCRL stage can compute any logic function. We used this trick to help make our circuits simpler.

SCRL, along with many other adiabatic circuit families, requires a power supply that can generate many resonant, swinging supply rails with low dissipation. If the power supplies do not have enough efficiency, that will limit our power savings. The development of a satisfactory power supply is an active research topic, but in this paper we assume it's given.

3. THE BBMCA

In the billiard-ball model of computation, signals are represented by the presence or absence of billiard balls moving along predetermined paths in a grid. A logic gate is a point where two potential ball trajectories interact. Fixed walls bounce signals around. Any reversible sequential logic circuit can be implemented in this model.

The BBM cellular automaton simulates the billiard ball model by representing balls and walls as 1s, and empty space as 0s in a grid. The grid is subdivided into 2x2 blocks, in two different alignments of subdivisions, which alternate between cycles, and are offset from each other by 1 cell in each of the x and y directions.

On each cycle, the contents of each block in the array are modified according a simple reversible transformation. Figure 1 shows the BBMCA update rules. The rules are applied independently of block orientation. All configurations



Figure 1. BBMCA block update rules.

other than those listed remain constant. Fixed features can be constructed out of several adjacent bits that are all on. Bits that are isolated move diagonally through the array.

We implement the CA by placing an SCRL processor at the center of every 2x2 block on each of the two alignments. The processor takes its inputs from block's four cells (which are really just wires coming from the processors in the centers of the four overlapping blocks) and produces its outputs in those same cells, but shifted to an alternate bit-plane (another set of four wires going back out to the neighboring processors). The wires going off the edges of the array can be folded back into the array to connect the two bit-planes, or fed out to neighboring chips in a larger array.

4. CIRCUIT DESIGN

We decided to focus on so-called "3-phase SCRL" [2] for implementing our array because it is the simplest version of SCRL that doesn't depend on dynamic charge storage, and we wanted to be able to run the clocks arbitrarily slowly or stop them altogether without worrying about losing our logic values, in order to make testing easier.

One constraint of 3-phase SCRL is that all circular pipelines must be a multiple of 3 stages long. We chose 6 stages for the complete cycle of interaction from a cell to its neighbors and back, with 3 stages in each cell, and all cells identical. The 2-cell loop could perhaps have been accomplished in 3 stages, but it seemed that this would require more fast rails, and two asymmetrically different types of cells.

4.1. Logic Minimization

We spent a fair amount of time early in the project figuring out how to implement the BBMCA update rule in 3 SCRL stages using a minimum amount of logic. Initial concepts had 600 transistors, but finally we arrived at a 240-transistor design. However, this did not allow array initialization, so later we tacked extra logic onto the design which increased the count to 292. It's possible to get by with less, but we haven't had time to re-minimize the logic since adding initialization.

The initial 240-transistor logic involved stages generating the following signals. The inputs to stage 1 are A, B, C, D.

- Stage 1. $\overline{A}$, $\overline{B}$, $\overline{C}$, $\overline{D}$, $\overline{S} = \overline{(A+C)(B+D)}$.
- Stage 2. A, B, C, D, S, $\overline{S}$, $\overline{A_{out}} = \overline{SA + \overline{SA}(C+BD)}$, and similarly for B_{out}, C_{out}, D_{out}.
- Stage 3. A_{out}, B_{out}, C_{out}, D_{out}.

In this logic, stage 1 is mainly a buffer, but also generates the S signal which is used in stage 2. Stage 2 does all the real work of computing the update function, and stage 3 is another buffer. The reason stage 2 must produce S at its output is so that S will be available for use by the reverse half of stage 2, to compute the inverse update function.

The new logic is shown in the schematics section.



Figure 2. Block diagram of PE cell.



Figure 3. Stage 1 logic, $\overline{S} = \overline{sh + (A+C)(B+D)}$. Gate for computing $\overline{A_{out}}$ in stage 2.

4.2. Block Diagram

Figure 2 shows a schematic block diagram of a single processing element cell. Note the three forward stages along the top, and the three reverse stages along the bottom. There is a mistake in this diagram that was added when incorporating initialization circuitry but we have not yet had time to correct it. (The diagram shows the reverse part of the first stage being identical to the forward stage 3, and vice-versa, whereas this should not actually the case, due to asymmetry in our initialization scheme.) The sh and $\overline{sh}$ signals down the middle determine whether the array is in initialization mode or computation mode.

Along the bottom are shown the 22 SCRL rails that go to each cell: six swinging supply rails and their complements, two "fast" supply rails and their complements for use in stage 2, and three pass transistor control rails and their complements. Not shown are the constant V_{dd} and GND rails, which go everywhere to set bulk voltage levels, but carry no current (except for that due to diode leakage).

4.3. Schematics

Below are the schematics for the logic in the forward stages. The reverse stages are very similar. We have not yet had time to size the transistors in our design so as to minimize power, but within each gate, we have, for uniformity, sized its transistors so that the worst-case transition times are the same as that of an inverter with a minimum-width NFET and a twice-minimum-width PFET. (The layout does not yet reflect exactly this sizing in all cases.)

Figure 3 shows the logic in stage 1 which computes the inverses of the inputs, together with the S (static) signal used in stage 2. Note that S is turned on when in sh (shift) mode. This special case was added to support array initialization.

The figure also shows the gate used for computing each second-stage output. Stage 2 includes four repititions of this gate, differing as to which inputs are fed to the A, B, C, D