Tick: A Simple Reversible Processor
6.371 Project Report

Michael Frank
Scott Rixner

May 12, 1996

1 Introduction and Motivation

The Reversible Computing Project in the MIT AI Lab aims to build a CPU (called *Pendulum*) that is *reversible*, meaning that the processor does not discard any information during its execution, and can be run in reverse.

The goal of the eventual Pendulum chip is to use its reversibility to perform adiabatic charge recovery, and thus greatly decrease the amount of energy that is dissipated during its operation. But real charge recovery requires non-standard circuit techniques, special power supplies, and additional circuit complexity which would put it beyond the scope of a 6.371 project.

The Pendulum's ISA and block-level datapath was designed and simulated at the block-functionality level earlier by another grad student, Carlin Vieri. See http://www.ai.mit.edu/~cvieri/reversible.html for more information about the original Pendulum and about the Reversible Computing Project.

For this class project, we decided to design a simplified version of Pendulum, called *Tick*, using standard CMOS circuit techniques rather than charge-recovery logic. This allows the design to be greatly simplified. But the Tick chip should still be useful as a baseline for comparison with an energy-saving version to be designed later. The Tick chip is capable of actually reversing its execution, so that a program can be run forwards and then backwards to return to its initial state, actively demonstrating the fact of the instruction set's reversibility.

We should be clear that Tick is not actually reversible at the circuit level; we throw information away all over the place internally due to our use of standard CMOS logic circuits. But a legal Tick program will conserve all programmer-visible information.

In order for Tick to be comparable to and reusable in our group's later processor work, we designed Tick for the same "HP14" half-micron MOSIS process that our group will probably use for the actual Pendulum processor. HP14 is made for a 3.3V power supply and has three levels of metal. We used Cadence software available at our lab to perform the design work and simulations.

2 Task Specification

Our first job was to define Tick's functionality by scaling down the Pendulum ISA specification to fall within the scope of what we might accomplish. Pendulum is a 32-bit RISC-style processor with 32 registers and a simple MIPS-like instruction set.

We decided to make Tick have 16-bit instructions and 8-bit wide data, because 16-bit instructions allowed us to maintain most of the functionality of the original Pendulum instruction set, by just reducing the number of registers to 8, and decreasing the size of the various immediate and offset fields. The 8-bit wide paths for addresses and data allow room to actually encode small but interesting programs. (A smaller word size, such as 4 bits, would only have allowed for 16-instruction programs, which can't do very much.)

R-type	`opcode`	`rz`	`ra`	`rb`	`0`
	6 bits	3 bits	3 bits	3 bits	1 bit

I-type	`opcode`	`rz`	`ra`	`immediate`
	6 bits	3 bits	3 bits	4 bits

B-type	`opcode`	`rz`	`ra`	`offset`
	6 bits	3 bits	3 bits	4 bits

J-type	`opcode`	`0`	`0`	`address`
	6 bits	2 bits		8 bits

Table 1: Tick Instruction Formats

	`0`	`do/undo`	`function`	`1`	Register ops w. immediate equivalents
bit	5	4	3 2 1	0	

	`0`	`do/undo`	`function`	`0`	Register ops w/o immed. equivs.
bit	5	4	3 2 1	0	

	`1`	`do/undo`	`function`	`1`	Immediate ops.
bit	5	4	3 2 1	0	

	`1`	`fwd/rev`	`branch type`	`0`	Branch/jump instrs.
bit	5	4	3 2 1	0	

	`1`	`fwd/rev`	`1`	`special`	`1`	Special instrs.
bit	5	4	3	2 1	0	

Table 2: Opcode Formats

2.1 The Tick Instruction Set Architecture

Instructions come in several formats, shown in table 1. The most significant 6 bits of each instruction contain the instruction opcode. R-type instructions perform register-to-register operations. I-type instructions perform register operations with an immediate operand. B-type instructions perform conditional relative branches, branch-and-link, and jump-register. J-type instructions perform absolute jumps.

The RZ field generally contains the index of the destination register for the operation, and RA and RB refer to the source registers. (RZ is required by some instructions to be the same as RA in order to preserve reversibility.)

Opcodes themselves have a regular format to make instruction decoding earlier. (See table 2.) Bit 5 is always used to indicate the direction of the instruction for instructions that come in both forwards and reverse versions. The function code for a given operation is the same for both its immediate and register-to-register forms. There are more details of the function and branch-type encodings that were also designed to make decoding easier, but for conciseness we will not go into those here.

Table 3 shows the complete Tick instruction set, together with descriptions of the operations performed when instructions are executed in the forward direction. The last column shows a precondition that must be satisfied to ensure reversibility. Additionally, reversibility generally requires that the RZ register be a distinct register from both RA and RB, unless stated otherwise.

Tick does not actually enforce these preconditions; however, they are still important for us because they often affect the behavior of the instruction when it is run in reverse. For example, when run forward, UAND (undo AND) just clears Z, but when run in reverse it sets Z to the bitwise AND of A and B.

The reverse branch and jump instructions (prefixed by R) require more explanation than would fit in the table. When the processor is running in reverse, the reverse branch and jump instructions control the flow of execution. To ensure reversibility, each forward branch or jump instruction must be paired with a corresponding reverse branch or jump instruction (and vice-versa) in such a way that the previous PC value can always be determined from its current value. Ensuring that this condition holds is the job of the programmer or compiler of Tick programs.

2.2 External Interface Specification

With the instruction set outlined above, the next part of the task specification consists of the pin interface between the Tick processor and the outside world.

Inputs to Tick include power (3.3V) and ground, a single externally-generated clock signal, an active-low "reset" signal, and a "direction" input, which goes high to indicate that the processor should run in reverse rather than forwards.

To make the project more feasible, we decided that the Tick CPU chip should have its memory handled externally, rather than including it on-chip (even though it is only 256 words). This has the added benefit of allowing the chip to be tested by loading inputs and outputs into memory using external circuitry that can be built later.

Tick uses separate instruction and data memories. Addresses to each are 8 bits wide. Data words are 16 bits wide for the instruction memory, and 8 bits wide for the data memory. There are separate read and write buses to data memory, since the interaction with data memory is defined as being a simultaneous read and write.

Tick produces an "Iread" signal that tells the instruction memory to fetch an instruction from the given address when Iread is high during a rising clock edge. There is no write to instruction memory.

Tick also produces an "exchange" signal that, when high during a rising clock edge, tells the data memory to read out the data value at the given address, while simultaneously writing a new value into that same address. The external memory unit is expected to perform the latching necessary to keep the old data value active on the read lines during the entire cycle, even after the old value has been overwritten by the new value in the memory itself.

Instruction				Opcode	Result	Precondition
XOR	rz	ra	rb	000001	rz= ra XOR rb.	rz is ra
ADD	rz	ra	rb	000011	rz= ra + rb (mod 256).	rz is ra
AND	rz	ra	rb	000101	rz= ra AND rb.	rz=0
OR	rz	ra	rb	000111	rz= ra OR rb.	rz=0
SLT	rz	ra	rb	001001	rz= (ra < rb).	rz=0
UAND	rz	ra	rb	010101	rz= 0.	rz= ra AND rb
UOR	rz	ra	rb	010111	rz= 0.	rz= ra OR rb
USLT	rz	ra	rb	011001	rz= 0.	rz= (ra < rb)
NEG	rz	ra		000000	rz= -ra.	rz is ra
RLV	rz	ra	rb	000010	rz= ra, rot. left rb.	rz is ra
NOR	rz	ra	rb	000110	rz= ra NOR rb	rz=0
SRLV	rz	ra	rb	001000	rz= ra >> rb	rz=0
SUB	rz	ra	rb	001011	rz= ra - rb (mod 256)	rz is ra
SLLV	rz	ra	rb	001100	rz= ra << rb	rz=0
SRAV	rz	ra	rb	001110	rz= ra/2	rz=0
UNOR	rz	ra	rb	010110	rz= 0.	rz= ra NOR rb
USRLV	rz	ra	rb	011000	rz= 0.	rz= ra>>rb
USLLV	rz	ra	rb	011100	rz= 0.	rz= ra<<rb
USRAV	rz	ra	rb	011110	rz= 0.	rz= ra/2
XORI	rz	ra	immed	100001	rz= ra XOR immed	rz is ra
ADDI	rz	ra	immed	100011	rz= ra + immed mod 256	rz is ra
ANDI	rz	ra	immed	100101	rz= ra AND immed	rz=0
ORI	rz	ra	immed	100111	rz= ra OR immed	rz=0
SLTI	rz	ra	immed	101001	rz= (ra < immed)	rz=0
UANDI	rz	ra	immed	110101	rz= 0	rz= ra AND immed
UORI	rz	ra	immed	110111	rz= 0	rz= ra OR immed
USLTI	rz	ra	immed	111001	rz= 0	rz = (ra < immed)
BEQ	rz	ra	offset	100000	PC+=offset if rz=ra	
BNE	rz	ra	offset	100010	PC+=offset if rz!=ra	
BLTZ		ra	offset	100100	PC+=offset if ra<0	
BGEZ		ra	offset	100110	PC+=offset if ra>=0	
JR	rz			101000	PC = rz, rz = 0	
BAL	rz		offset	101010	rz = PC, PC+=offset	rz = 0
J			addr	101100	PC = addr	
RBEQ	rz	ra	offset	110000	(See text.)	
RBNE	rz	ra	offset	110010		
RBLTZ		ra	offset	110100		
RBGEZ	rz	ra	offset	110110		
RJR	rz			111000		
RBAL	rz		offset	111010		
RJ			addr	111100		
START				111011		
FINISH				101011	Do not increment PC.	
EXCH	rz	ra		111111	rz $<->$ MEM[ra]	

Table 3: Tick Instruction Set

That concludes the description of Tick's external interface. The focus of our project was functionality rather than speed, so meeting a particular target clock rate is not part of the specification. In any case, we plan to run at least at slow as memory.

3 Organization

Figure 1 shows a block diagram of the Tick datapath, with the various control lines omitted for clarity. The primary elements are the controller unit, the register file, the ALU (arithmetic-logic unit), and the PC register. The PC updating path also includes an adder for branches, an incrementer/decrementer for normal forward/reverse PC motion, and a PC controller unit that determines whether branches are taken and controls the multiplexer that feeds into the PC register.

Tick's datapath is really only a trimmed-down version of the original Pendulum datapath (see figure 2). A number of simplifications were possible due to the fact that Tick's components are not actually required to perform charge recovery. Additionally, we are not concerned with pipelining as Carlin was in his original design. So, for example, Carlin's ALU was required to have three writeback paths to the register file in order for the flow of information through the ALU to be pipelined without letting information be thrown away. We, however, just destructively modify the ALU inputs on each cycle, so the only output we need from the ALU is the actual result to go back into the Z register.

4 Detailed Discussion of Design

4.1 The Design Process

After defining the task specification in the form of the instruction set, the first step in the actual chip design process was to get the entire block-level diagram for Tick to simulate correctly using functional descriptions of each block's behavior (written in the Verilog language). This allowed us to quickly ensure that the overall architecture and datapath was consistent before beginning detailed schematics. It also provided a framework within which the transistor-level schematics for the individual components could be tested in the context of the rest of the processor's already-verified correct functionality. This eliminated the need to come up with custom test vectors for each individual component; instead we just ran test programs on the full simulated CPU as each new transistor-level schematic was designed and substituted for a component's functional description. This worked quite well.

Unfortunately, getting the functional simulation working took longer than expected (about a week), largely because we were still learning how to use the Cadence design and simulation tools and the Verilog functional specification language. Nevertheless, we believe it was a valuable step, because it enabled us to work the kinks out of the architecture very early, before doing a lot of time-consuming wiring that might have had to be redone. During this functional verification process, we made many incremental simplifications of the original Pendulum block diagram, thereby avoiding a lot of extra wiring work we might have done had we instead started right away on schematics.

After getting the functional design working, the next stage was to fill in the transistor-level schematics for each component. To save time, we adopted a strategy of defining standard cells for logic gates, flip-flops, MUXes, etc., and using those everywhere we could, as opposed to having any transistor-level detail at the top level of each component.

Additionally, after building the schematics for each component, we ran SPICE simulations in order to get a rough idea of the timing requirements and make sure that the various delays were acceptable. Even though speed was not our main concern for this project, it was important to measure delays because of our clocking scheme, which was based on a single-phase clock controlling various rising-edge-triggered Master-Slave flip-flops. If contamination delays through the circuitry were too small, then the output from one flip-flop might reach the next flip-flop ahead of the clock signal, and so the input to the second flip-flop might change before the hold time had passed, thus corrupting its output. Fortunately, we detected no such problems in our designs. The schematic design stage took about a week and a half.



Figure 1: Schematic diagram of the Tick datapath. (Control lines are disconnected for clarity.)



Figure 2: Simplified schematic of the datapath for the original Pendulum (courtesy Carlin Vieri). The controller and control lines are not shown.

The final stage was layout. Layouts were not simulated directly, but rather checked by comparison against the schematics using a layout-versus-schematic (LVS) checker. Unfortunately, this strategy had some problems. The first was that often we would make layouts that were equivalent to the schematics at the logical level, but different at the circuit level. For example, the inputs to the 6-transistor fully-restoring static CMOS XOR gate are asymmetric, so if we connected the inputs differently in the layout and the schematic, this would cause an LVS mismatch between them. So, exact circuit-level correspondence was really a more conservative check than we needed, given that we were using only standard static CMOS gates. A better approach might have been to simulate the netlist derived from the layout and just make sure the results were correct. Many of our LVS errors were due to such trivial mismatches rather than to actual logical flaws in the layouts. However, we did not have time to find out if there was another way to verify our layouts, so we just stuck with the simple LVS approach.

It would also have been nice to have been able to do some simulations that took into account the capacitances and resistances of the actual wires we laid down during layout. The tool was probably capable of this, but again, we did not have time to look into how to do it. However, we were careful to avoid features such as long polysilicon lines in our layout, so we do not anticipate that the wiring would have caused any great problems for us. And again, we were not concerned with speed in this design—our primary constraint was rather just to get the raw functionality working within the limited time frame of the project. In retrospect, the choice of project was really a bit too large for two people to do a very refined job on it given the limited time available. However, we could not really have known in advance how long it would take, given that this was our first chip. Let us just say we have a newfound respect for the people who design complex real microprocessors with the additional constraints of trying to make them very fast and very small.

4.1.1 A Major Problem

We did, however, encounter one major problem resulting from our attempt to work within a fabrication process that was relatively novel and untested (at least from the point of view of students in our lab). Namely, we found out at the last minute (earlier today) that the design rule checker we have been using did not quite check all of the rules. Namely, it did not check for minimum separation between body plugs and diffusion in the case when the two were not actually abutting. We have a new version of the checker now, and it turns out that our current layout contains 617 violations of this constraint.

We can't in general just fix the violations by making tiny local changes, because in many cases the surrounding cells are packed together pretty tightly, so fixing the violations will require slightly spreading out a large amount of wiring and components. Alternatively, we could redesign the cells that have problems to try to fix the problems without actually taking more space or moving their pins; in that case, at least, we would not have to change the wiring of higher-level cells. We will probably take this approach (although there is not time to do it until after we have turned in this report).

4.2 Division of Labor

We worked closely together on the instruction set definition, choosing which Pendulum instructions to implement and making up their new 16-bit instruction encodings in discussions together. Then we broke up to work on the design.

Scott took the ALU, Register File, miscellaneous adders, and some of the basic logic gates. Mike did the controller, the program counter, the Master-Slave Flip-Flop, and some of the basic logic gates. We took turns working on the MUX design, which went through several revisions due to our feeling that our early versions were too large. Mike wired up the PC updating path, and Scott wired up the rest of the top-level design (the datapath and the control lines).

Each of us primarily worked with our own cells at all the different stages of design, from the original Verilog functional specification to the schematics to the layout, with all the corresponding stages of testing, although we often helped each other out with learning the tools and tracking down bugs in our designs. We used each other's basic cells quite frequently and managed to almost completely avoid unintentional duplication of work, although a few cells were first done by one person and then revised later by the other person to make them smaller or provide an alternative layout style.

Mike did most of the report writeup and preparation of figures, and Scott wrote the sections on the ALU, register file, testing, and conclusion.



Figure 3: Partial Hierarchy of Cells in the Design

4.3 Discussion of Particular Cells

Figure 3 shows most of the main cells in their design and some of their inclusion relationships with each other. We chose a design style in which almost everything was built out of low-level logic gates, flip-flops, and MUXes, with no individual transistors appearing in the higher-level cells. Everything was done using fully-restoring, static CMOS circuit techniques, for simplicity, except for the barrel shifter (see section 4.3.6).

In layout we used a regular style in which all our gates were built from a strip of P-diffusion and a strip of N-diffusion with a minimum separation between them, so that multiple gates could be laid out beside each other in a long, uniform strip together.

4.3.1 Logic Gates

Figure 4 shows our inverter and our two-input generalized inverters (NAND and NOR). Note the layout style using parallel horizontal strips of diffusion with polysilicon strips going vertically. Also,



Figure 4: Inverter and generalized inverters.



Figure 5: Exclusive-OR and negated XOR gates. The Transgate-2in block is an icon for a standard CMOS transmission gate (pass gate), which we use in many places. (We later made a better icon but haven't updated all our schematics to use it yet.) To transmit, TH should be high and TL should be low.

note that the body plugs stick up and down for easy connection with horizontal power and ground wires in metal1. We played around with a slightly larger alternative style (layouts shown to the right) in which the source/drain connection ran in metal2, so that metal1 wires could pass horizontally through the middle of the gate, while metal2 ran vertically to inputs and outputs. This alternative style was used for part of the CPU controller.

Figure 5 shows our XOR and XNOR (not exclusive-OR) gates. These are the 6-transistor fully-restoring static CMOS gates we learned about in problem set 3. Our first attempt at laying out XOR was somewhat large and did not fit together well with our generalized inverters, so we later made a smaller version whose style was also used for the XNOR.



Figure 6: Master-slave flip-flop. (This uses our newer transmission gate icon.)

4.3.2 Master-Slave Flip-Flop

We used a single-phase clocking scheme with all latching done by having the clocks controlling the rising-edge triggered Master-Slave Flip-Flop shown in figure 6. These flip-flops were made out of ordinary recirculating latches, except that the normal inverters in the feedback path were replaced by clocked inverters in order to eliminate two pairs of contacts.



Figure 7: Two-to-one multiplexer cell. Again, TransGate2in is a normal transmission gate.